Abstract: We propose a characterization method for evaluating the ESD behavior of multi-finger Grounded Gate NMOS or ggNMOS transistors using TLP stress data ($\mathrm{V}, \mathrm{I}, I_{\text {leak } ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback