Abstract: This paper reports a 28-Gb/s bang-bang clock and data recovery (CDR) circuit based on the proposed phase detector (BBPD) including four sample flip-flops, two combined XORs, and a voltage-to ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback